

CHAPTER 5. CIRCUIT DESCRIPTION

[1] Circuit description

1. General description

The compact design of the control PWB is obtained by using ROCKWELL fax engine in the main control section and high density printing of surface mounting parts. Each PWB is independent according to its function as shown in Fig. 1.

2. PWB configuration




Fig. 1

1) Control PWB

The control PWB controls peripheral PWBs, mechanical parts, transmission, and performs overall control of the unit. This machine employs a 1-chip modem (R96DFXL-CID) which is installed on the control PWB.

2) TEL/LIU PWB

This PWB controls connection of the telephone line to the unit.

3) Power supply PWB

This PWB provides voltages of +5V and +24V to the other PWBs.

4) Panel PWB

The panel PWB allows input of the operation keys.

5) LCD PWB

This PWB controls the LCD display.

3. Operational description

Operational descriptions are given below:

• Transmission operation

When a document is loaded in standby mode, the state of the document sensor is sensed via the 1 chip fax engine (XFC3). If the sensor signal was on, the motor is started to bring the document into the standby position. With depression of the START key in the off-hook state, transmission takes place.

Then, the procedure is sent out from the modem and the motor is rotated to move the document down to the scan line. In the scan processor, the signal scanned by the CIS is sent to the internal image processor and the AD converter to convert the analog signal into binary data. This binary data is transferred from the scan processor to the image buffer within the RAM and encoded and stored in the transmit buffer of the RAM. The data is then converted from parallel to serial form by the modem where the serial data is modulated and sent onto the line.

• Receive operation

There are two ways of starting reception, manual and automatic. Depression of the START key in the off-hook mode in the case of manual receive mode, or CI signal detection by the LIU in the automatic receive mode.

First, the XFC3 controls the procedure signals from the modem to be ready to receive data. When the program goes into phase C, the serial data from the modem is converted to parallel form in the modem interface of the 1 chip fax engine (XFC3) which is stored in the receive buffer of the RAM. The data in the receive buffer is decoded software-wise to reproduce it as binary image data in the image buffer. The data is DMA transferred to the recording processor within the XFC3 which is then converted from parallel to serial form to be sent to the thermal head. The data is printed line by line by the XFC3 which is assigned to control the motor rotation and strobe signal.

• Copy operation

To make a copy on this facsimile, the COPY key is pressed when the machine is in stand-by with a document on the document table and the telephone set is in the on-hook state.

First, depression of the COPY key advances the document to the scan line. Similar to the transmitting operation, the image signal from the CIS is converted to a binary signal in the DMA mode via the 1 chip fax engine (XFC3) which is then sent to the image buffer of the RAM. Next, the data is transferred to the recording processor in the DMA mode to send the image data to the thermal head which is printed line by line. The copying takes place as the operation is repeated.

[2] Circuit description of control PWB

1. General description

Fig. 2 shows the functional blocks of the control PWB, which is composed of 4 blocks.




Fig. 2 Control PWB functional block diagram

2. Description of each block

(1) Main control block

The main control block is composed of ROCKWELL 1 chip fax engine (XFC3), ROM (128KByte), RAM (32KByte) and Modem (R96DFXL-CID). Devices are connected to the bus to control the whole unit.

1) XFC3 (IC3) : pin-144 QFP (XFC3)

2) R96DFXL-CID (IC2) : pin-100 QFP (MODEM)

The FAXENGINE Integrated Facsimile Controllers.

XFC3, contains an internal 8 bit microprocessor with an external 2 Mbyte address space and dedicated circuitry optimized for facsimile image processing and facsimile machine control and monitoring.

3) 27C1000 (IC8): pin-32 DIP (ROM)

EPROM of 1Mbit equipped with software for the main CPU.

3) W24257S-70LL (IC5): pin-28 SOP (RAM)

Line memory for the main CPU system RAM area and coding/decoding process. Used as the transmission buffer.

Memory of recorded data such as daily report and auto dials. When the power is turned off, this memory is backed up by the lithium battery.




Fig. 3

XFC3 (IC3) Terminal descriptions

Pin Name	Pin No.	I/O	Input Type	Output Type	Pin Description (Note: Active low signals have an "n" pin name ending.)
CPU Control Interface					
MIRQn	135	I	HU	–	Modem interrupt, active low. (Hysteresis In, Internal Pullup.)
SYSCLK	133	I	H	–	System clock. (Hysteresis In.)
TSTCLK	130	O	–	123XT	Test clock.
Bus Control Interface					
A[23:0]	[1:6][8:13] [15:20][22:27]	O	TU	123XT	Address bus (24-bit).
D[7:0]	[136:139] [141:144]	I/O	TU	123XT	Data bus (8-bit).
RDn	128	O	–	123XT	Read strobe.
WRn	127	O	–	123XT	Write strobe.
ROMCSn	120	O	–	123XT	ROM chip select.
CS1n	122	O	–	123XT	I/O chip select.
CS0n	57	O	–	123XT	SRAM chip select. (Battery powered.)
MCSn	121	O	–	123XT	Modem chip select.
SYNC	126	O	–	123XT	Indicates CPU op code fetch cycle (active high).
REGDMA	124	O	–	123XT	Indicates REGSEL cycle and DMA cycle.
WAITn	125	O	–	123XT	Indicates current TSTCLK cycle is a wait state or a halt state.
RASn	113	O	–	123XT	DRAM row address select. (Battery powered.)
CAS[1:0]n	[111:112]	O	–	123XT	DRAM column address select. (Battery powered.)
DWRn	109	O	–	123XT	DRAM write. (Battery powered.)
Prime Power Reset Logic and Test					
DEBUGn	129	I	HU	–	External non-maskable input (NMI).
RESETn	131	I/O	HU	2XO	XFC3 Reset.
TEST	58	I	C	–	Sets Test mode (Battery powered).
Battery Power Control and Reset Logic					
XIN	59	I	OSC	–	Crystal oscillator input pin.
XOUT	60	O	–	OSC	Crystal oscillator output pin.
PWRDWNn	62	I	H	–	Used by external system to indicate loss of power to XFC3. (Results in NMI)
BATRSTn	61	I	H	–	Battery power reset input.
WRPROTn	110	O	–	1XC	(Battery powered.) Write protect during loss of VDD power.
Scanner Interface					
START	101	O	–	2XS	Scanner shift gate control.
CLK1	100	O	–	2XS	Scanner clock.
CLK1n	99	O	–	2XS	Scanner clock-inverted.
CLK2	98	O	–	2XS	Scanner reset gate control (or clock for CIS scanner).
FCS1n/VIDCTL0	96	O	–	2XT	Flash memory chip select or Video Control signal.
FCS2n/VIDCTL1	97	O	–	2XT	Flash memory chip select or Video Control signal.
Printer Interface					
PCLK	29	O	–	3XC	Thermal Print Head (TPH) clock, or external DMAACK.
PDAT	30	O	–	2XP	Serial printing data (to TPH).
PLAT	31	O	–	3XP	TPH data latch.
STRB[3:0]	[33:36]	O	–	1XP	Strobe signals for the TPH.
STRBPOL	37	I	C	–	Sets strobe polarity, active high/low.
Operator Panel Interface					
OPO[0]/GPO[8]/ SMPWRCTRL	47	O	–	2XL	Keyboard/LED strobe [0] or GPO[8] or Scan Motor Power Control
OPO[1]/GPO[9]/ PMPWRCTRL	46	O	–	2XL	Keyboard/LED strobe [1] or GPO[9] or Print Motor Power Control
OPO[2]/GPO[10]/ RINGER	44	O	–	2XCT	Keyboard/LED strobe [2] or GPO[10] or RINGER
OPO[3]/GPO[11]	43	O	–	2XL	Keyboard/LED strobe [3] or GPO[11]
OPO[4]/GPO[12]/ SSTXD1	42	O	–	2XL	Keyboard/LED strobe [4] or GPO[12] or SSTXD1 (for SSIF1)
OPO[5]/GPO[13]	40	O	–	2XL	Keyboard/LED strobe [5] or GPO[13]
OPO[6]/GPO[14]	39	O	–	2XL	Keyboard/LED strobe [6] or GPO[14]
OPO[7]/GPO[15]	38	O	–	2XL	Keyboard/LED strobe [7] or GPO[15]
OPI[0]/GPIO[21]/ SSRXD1	52	I/O	HU	2XC	(Pullup, Hysteresis In) Keyboard return [0] or GPIO[21] or SSRXD1 (for SSIF1)
OPI[1]/GPIO[22]/ SSSTAT1	51	I/O	HU	2XC	(Pullup, Hysteresis In) Keyboard return [1] or GPIO[22] or SSSTAT1 (for SSIF1)
OPI[2]/GPIO[23]/ SSCLK1	50	I/O	HU	2XC	(Pullup, Hysteresis In) Keyboard return [2] or GPIO[23] or SSCLK1 (for SSIF1)

XFC3 (IC3) Terminal descriptions

Pin Name	Pin No.	I/O	Input Type	Output Type	Pin Description
Operator Panel Interface					
OPI[3]/GPIO[24]	49	I/O	HU	2XC	(Pullup, Hysteresis In) Keyboard return [3] or GPIO[24]
LEDCTL	55	O	–	4XC	Indicates outputs OPO[7:0] are for LEDs.
LCDCS	54	O	–	1XC	LCD chip select.
General Purpose I/O					
GPIO[0]	94	I/O	H	2XC	(Hysteresis In) GPIO[0].
GPIO[1]/SASTXD	93	I/O	H	2XC	(Hysteresis In) GPIO[1] or SASTXD (for SERIF).
GPIO[2]/SASRXD	92	I/O	H	2XC	(Hysteresis In) GPIO[2] or SASRXD (for SERIF).
GPIO[3]/SASCLK	91	I/O	H	2XC	(Hysteresis In) GPIO[3] or SASCLK (for SERIF).
GPIO[4]/CPCIN	90	I/O	H	2XC	(Hysteresis In) GPIO[4] or Calling Party Control Input.
GPIO[5]/SSCLK2	89	I/O	H	2XC	(Hysteresis In) GPIO[5] or SSCLK2 (for SSIF2).
GPIO[6]/SSTXD2	87	I/O	H	2XC	(Hysteresis In) GPIO[6] or SSTXD2 (for SSIF2).
GPIO[7]/SSRXD2	86	I/O	H	2XC	(Hysteresis In) GPIO[7] or SSRXD2 (for SSIF2).
GPIO[8]/FWRn	85	I/O	H	2XC	(Hysteresis In) GPIO[8] or flash write enable signal for NAND-type flash memory.
GPIO[9]/FRDn	84	I/O	H	2XC	(Hysteresis In) GPIO[9] or flash read enable signal for NAND-type flash memory.
GPIO[10]/SSSTAT2	83	I/O	H	2XC	(Hysteresis In) GPIO[10] or SSSTAT2 (for SSIF2).
GPIO[11]/BE/ SERINP	82	I/O	H	1XC	(Hysteresis In) GPIO[11] or bus enable or serial port data input for autobaud detection.
GPIO[12]/CS[2]n	80	I/O	H	2XC	(Hysteresis In) GPIO[12] or I/O chip select [2].
GPIO[13]/CS[3]n	79	I/O	H	2XC	(Hysteresis In) GPIO[13] or I/O chip select [3].
GPIO[14]/CS[4]n	78	I/O	H	2XC	(Hysteresis In) GPIO[14] or I/O chip select [4].
GPIO[15]/CS[5]n	77	I/O	H	2XC	(Hysteresis In) GPIO[15] or I/O chip select [5].
GPIO[16]/IRQ[8]	76	I/O	H	1XC	(Hysteresis In) GPIO[16] or external interrupt 8.
GPIO[17]/IRQ[5]n	75	I/O	H	1XC	(Hysteresis In) GPIO[17] or external interrupt 5.
GPIO[18]/IRQ[9]n	74	I/O	H	1XC	(Hysteresis In) GPIO[18] or external interrupt 9.
GPIO[19]/RDY/ SEROUT	73	I/O	H	1XC	(Hysteresis In) GPIO[19] or ready signal or Serial port data output for autobaud detection.
GPIO[20]/ALTTONE	107	I/O	H	1XC	(Hysteresis In) GPIO[20] or ALTTONE.
Miscellaneous					
SM[3:0]/GPO[7:4]	[103:106]	O	–	1XC	Programmable: scan motor control pins or GPO pins.
PM[3:0]/GPO[3:0]	[115:118]	O	–	1XC	Programmable: print motor control pins or GPO pins.
TONE	119	O	–	1XC	Tone output signal.
Power, Reference Voltages, Ground					
-Vref/CLREF	66	I	-VR	–	Negative Reference Voltage for Video A/D or Reference Voltage for the Clamp Circuit.
ADXG	68	I	VXG	–	A/D Internal GND. (NOTE: This pin requires an external 0.22μF decoupling capacitor to ADGA.)
ADGA	69		VADG		A/D Analog Ground
ADVA	70		VADV		A/D Analog Power
ADGD	72		VADG		A/D Digital Ground
+Vref	71	I	+VR		Positive Reference Voltage for Video A/D.
VIN	67	I	VA	–	Analog Video A/D input.
THADI	65	I	TA	–	Analog Thermal A/D input.
Power and Ground					
VSS(12)	7,21,28,45, 53,56,64,88, 95,108,132, 134				Digital Ground
VDD(8)	14,32,41,48, 81,102,123, 140				Digital Power
VBAT	63				Battery Power
VDRAM	114				DRAM Battery Power

(2) Panel control block

The following controls are performed by the XFC3.

- Operation panel key scanning
- Operation panel LCD display

(3) Mechanism/recording control block

- Recording control block diagram (1)




Fig. 4

(4) Modem (R96DFXL-CID) block

INTRODUCTION

The Rockwell R96DFXL-CID MONOFAX modem is a synchronous 9600 bits per second (bps) half-duplex modem with error detection and DTMF reception. It has low power consumption and requires only a single +5V DC power supply. The modem is housed in a single VLSI device package.

The modem can operate over the public switched telephone network (PSTN) through line terminations provided by a data access arrangement (DAA).

The R96DFXL-CID is designed for use in Group 3 facsimile machines. The modem satisfies the requirements specified in CCITT recommendations V.29, V.27 ter, V.21 Channel 2 and T.4, and meets the binary signaling requirements of T.30.

The modem can operate at 9600, 7200, 4800, 2400, or 300 bps, and also includes the V.27 ter short training sequence option.

The modem can also perform HDLC framing according to T.30 at 9600, 7200, 4800, 2400, or 300 bps.

The modem features a programmable DTMF receiver and three programmable tone detectors which operate concurrently with the V.21 channel 2 receiver.

The voice mode allows the host computer to efficiently transmit and receive audio signals and messages.

The modem is available in either a 100-pin plastic quad flat pack (PQFP) or a 64-pin quad in-line package (QUIP).

General purpose input/output (GPIO) pins are available for host as signment in the 100-pin PQFP.

The modem's small size, single voltage supply, and low power consumption allow the design of compact system enclosures for use in both office and home environments.

MONOFAX is a registered trademark of Rockwell International.

FEATURES

- Group 3 facsimile transmission/reception
 - ITU-TS V.29, V.27 ter, T.30, V.21 Channel 2, T.4
 - HDLC Framing at all speeds
- V.27 ter short train
- Concurrent DTMF, FSK, and tone reception
- Voice mode transmission/reception
- Half-duplex (2-wire)
- Programmable maximum transmit level:
 - 0 dBm to –15 dBm
- Programmable transmit analog attenuation:
 - 0 dB to 14 dB in 2 dB steps
- Receive dynamic range: 0 dBm to –43 dBm
- Programmable dual tone generation
- Programmable tone detection
- Programmable turn-on and turn-off thresholds
- Programmable interface memory interrupt
- Diagnostic capability
 - Allows telephone line quality monitoring
- Equalization
 - Automatic adaptive equalizer
 - Fixed digital compromise equalizer
- DTE interface: two alternate ports
 - Selectable microprocessor bus (6500 or 8085)
 - CCITT V.24 (EIA-232-D compatible) interface
- TTL and CMOS compatible
- Low power consumption: 275 mW (typical)
- Single Package
 - 100-pin PQFP
 - 64-pin QUIP
- Single +5VDC power supply
- Software compatible with R96MFX, R96EFX, R96SHF, and R96VFX modems

R96DFXL-CID (IC2) Hardware Interface Signals

Pin Signals – 100-Pin PQFP

Pin No.	Signal Name	I/O Type
1	GP03	IA/OB
2	GP04	IA/OB
3	GP05	IA/OB
4	GP06	IA/OB
5	GP07	IA/OB
6	0VD2	GND
7	0VD2	GND
8	D7	IA/OB
9	D6	IA/OB
10	D5	IA/OB
11	D4	IA/OB
12	D3	IA/OB
13	D2	IA/OB
14	D1	IA/OB
15	D0	IA/OB
16	0VD2	GND
17	0VA	GND
18	RAMPIN	R
19	NC	
20	NC	
21	0VA	GND
22	+5VD2	PWR
23	0VD1	GND
24	SWGAINI	R
25	ECLKIN1	R
26	SYNCIN1	R
27	NC	
28	NC	
29	NC	
30	0VA	GND
31	NC	
32	NC	
33	NC	
34	DAIN	R
35	ADOUT	R
36	BYPASS	IC
37	RCVI	R
38	TXLOSS3	IC
39	TXLOSS2	IC
40	TXLOSS1	IC
41	NC	
42	NC	
43	0VA	GND
44	TXOUT	AA
45	RXIN	AB
46	+5VA	PWR
47	0VA	GND
48	AGD	R
49	AOUT	R
50	0VD1	GND
51	NC	
52	IRQ	OC
53	WRITE-R/W	IA
54	CS	IA
55	READ-φ2	IA
56	RS4	IA
57	RS3	IA
58	RS2	IA
59	RS1	IA

Pin No.	Signal Name	I/O Type
60	RS0	IA
61	GP13	IA/OB
62	NC	
63	GP11	IA/OB
64	RTS	IA
65	EN85	R
66	0VD2	GND
67	POR1	ID
68	XTLI	R
69	XTLO	R
70	XCLK	OD
71	YCLK	OD
72	+5VD1	PWR
73	DCLK1	R
74	SYNCIN2	R
75	GP16	IA/OB
76	GP17	IA/OB
77	0VD2	GND
78	CTS	OA
79	TXD	IA
80	0VD2	GND
81	0VD2	GND
82	DCLK	OA
83	EYESYNC	OA
84	EYECLKX	OA
85	EYECLK	OA
86	EYEX	OA
87	ADIN	R
88	DAOUT	R
89	0VD2	GND
90	EYEX	OA
91	GP21	IA/OB
92	0VD2	GND
93	GP20	IA/OB
94	GP19	IA/OB
95	RXD	OA
96	RLSD	OA
97	0VD2	GND
98	RCVO	R
99	SWGAINO	R
100	GP02	IA/OB

Notes:

1. NC = No connection; leave pin disconnected (open).
2. I/O Type: = Digital signals: see Table 9;
Analog signals: see Table 10.
3. R = Required modem inter-connection; no connection to host equipment.

[3] Circuit description of TEL/LIU PWB

(1) TEL/LIU block operational description

1) Block diagram




Fig. 5

2) Circuit description

The TEL/LIU PWB is composed of the following 7 blocks.

1. Speech circuit section
2. Dial transmission section
3. Speaker amplifier section
4. Ringer circuit section
5. Externally connected TEL OFF HOOK detection circuit
6. CI detection circuit
7. Signal/DTMF transmission level & receiving level

3) Block description

1. Speech circuit section

- The receiver volume is an electronic volume type, this model is switch in 3 steps.

2. Dial transmission section

- D.P. transmission: The CML relay is turned on and off for control in the DP calling system. (Refer to the attached sheet.)
- DTM transmission: It is formed in the modem, and is output.

3. Speaker amplifier section

- The volume of the ringer sound/speaker sound is controlled with 2-bit signal of VOLA and VOLB, and the sound switch is controlled with BZ CONT.

4. Ringer circuit section

- The ringer sound is formed in the tone of 1-chip engine when CI signal is detected. The amplifier circuit drives the speaker of the main body.

5. Externally connected TEL OFF HOOK detection circuit section

- The circuit current detection is turned on together with OFF HOOK of main body or OFF HOOK of externally connected TEL. ON of CML OFF is judged as OFF HOOK of externally connected TEL.

6. CI detection circuit

- CI is detected by the photocoupler which is integrated in series in the primary side TEL circuit well proven in the existing unit.

7. Signal/DTMF transmission level & receiving level

- Signal transmission level setting: ATT -10 dB Circuit output: -12 dBm.
- DTMF transmission level setting: HF -3.5 dBm LF -5.0 dBm Thus, set the level.
- Attenuation in the LIU section of the receiving level is designed at -6 dBm. (The modem and circuit error are not included.)

7. Signal selection

The following signals are used to control the transmission line of TEL/FAX signal. For details, refer to the signal selector matrix table.

[Control signals from output port]

Signal Name	Description					
CML (The circuit is located in the TEL/LIU PWB.)	Line connecting relay and DP generating relay H: Line make L: Line break					
SP MUTE (The circuit is located in the TEL/LIU PWB.)	Speaker tone mute control signal H: Muting (Power down mode) L: Muting cancel (Normal operation)					
TEL MUTE	Handset reception mute control signal H: Muting L: Muting cancel					
RCVOL1 RCVOL2 (The circuit is located in the control PWB.)	Handset receiver volume control signal					
	Volume	High	Middle	DTMF sending and LOW		
	RCVOL1	H	L	L		
RCVOL2	L	H	L			
Three stage switching. Note: The DTMF sending listed above is DTMF signal sending in the handset OFF-HOOK mode.						
VOL A VOL B (The circuit is located in the control PWB.)	Speaker volume control signal.					
	VOL A VOL B matrix					
		VOL A	VOL B	RING./Receiving	Buzzer	DTMF
		H	H	—	—	—
		H	L	High	—	High
	L	H	Middle	—	Middle	
	L	L	Low	Fixed	Low	
TXCONT (The circuit is located in the control PWB.)	TXOUT mute signal H: Signal sending, when transmitting L: During reception, transmission mute, (during standby)					
GAIN-C (The circuit is located in the control PWB.)	Reception gain switching signal H: When connected to line, 1: 1 gain L: When not connected to line, HIGH gain					
BZCONT (The circuit is located in the control PWB.)	Speaker output signal switching H: Buzzer signal output L: When monitoring line signal					

[Signals for status recognition according to input signals]

Signal Name	Function
$\overline{\text{RHS}}$	H: The handset is in the on-hook state. L: The handset is in the off-hook state.
CI	Incoming call (CI) detection signal
$\overline{\text{HS}}$	H: The handset or external telephone is in the on-hook state. L: The handset or external telephone is in the off-hook state.

NO	Signal Name (CNLIU)	NO	Signal Name (CNLIU)
1	TELOUT	7	RXIN
2	TELIN	8	TXOUT
3	TELMUTE	9	CML
4	CI	10	+24VA
5	HS	11	+5V
6	RHS	12	DG

[Other signals]

Signal Name	Function
TEL IN	Receiving signal from line or modem
TEL OUT	Transfer signal to line
SPOUT	Speaker output signal
TXOUT	Transmission (DTMF) analog signal output from modem
RXIN	Reception (DTMF, others) analog signal input into modem

(Example: TEL speaking)




Fig. 6

[4] Circuit description of power supply PWB

1. Block diagram




Fig. 7

2-1. Noise filter circuit

The input noise filter section is composed of L and C, which reduces normal mode noise from the AC line and common mode noise to the AC line.

2-2. Rectifying/smoothing circuit

The AC input voltage is rectified by diode D1, 2, 3, 4 and smoothed by capacitor C5 to supply DC voltage to the switching circuit section.

Power thermistor TH1 suppresses inrush current at power switch-on.

2-3. Switching circuit

This circuit employs the self excited ringing choke converter (RCC) system. In this system, the DC voltage supplied from the rectifying/smoothing section is converted into high frequency pulses by ON/OFF repetition of MOS FET Q1.

Energy is charged in the primary winding of T1 during ON period of Q1, and discharged to the secondary winding during OFF period.

The output voltage is controlled by adjusting ON period of Q1 which changes charge time of C9 through operation of photo-coupler PC1 from +24V output.

The overcurrent protection is performed by bringing Q1 to OFF state through detection of voltage increase in the auxiliary winding of T1 by ZD2 and R9.

The overvoltage protection is performed by operating the overcurrent protection circuit through destruction of zener diode ZD4 and short-circuiting of load.

2-4. +5V circuit

Each DC voltage supplied by rectifying the output of transformer T1 with diode D8 is stabilized by 3-terminal regulator IC1.

2-5. VTH circuit

VTH output is supplied through the relay RY1.

Relay RY1 is operated by VTH-ON signal.

[5] Circuit description of CIS unit

1. CIS

Cis is an image sensor which puts the original paper in close contact with the full-size sensor for scanning, being a monochromatic type with the pixel number of 1,728 dots and the main scanning density of 8 dots/mm.

It is composed of sensor, rod lens, LED light source, light-conductive plate, control circuit and so on, and the reading line and focus are previously adjusted as the unit.

Due to the full-size sensor, the focus distance is so short that the set is changed from the light weight type to the compact type.

2. Waveforms

The following clock is supplied from XFC3 of the control board, and VO is output.




Fig. 8